New iBook's Key Feature--On-Chip Cache

Aside from the clamor over whether one likes the new key lime (a small citrus fruit indigenous to the Florida Keys and the flavoring ingredient in a great pie!) color or not, the new iBooks' use of 256K on-chip L2 cache has fueled the most discussion. It is the first Apple use of the new IBM G3 technology. See Dan Knight's excellent discussion on Low End Mac.

Until the new iBooks, all G3 CPUs with L2 cache have used backside L2 cache technology, i.e. the cache is on the CPU board but not integrated with the CPU. Many expressed concern for the speed of the new iBooks with the reduction in cache size from 512K to 256K. However, the smaller on-chip cache will be faster in clock speed and in communication speed than the older and larger but slower backside cache technology. We will have to wait for benchmarks to see whether there is a detectable change in net performance of the G3 CPU. Hopefully, this signals an incipient deployment of the much faster IBM G3 CPUs (to 700 MHz) in PowerBooks. [Dana Baggett] P.S. The system bus remains at 66 MHz. All other Apple products are at 100 MHz.

Saw something? Send a tip

The archive ran on reader tips. What did you see, where, and do you want the credit?

Read by the editor. Never published without your say.

More in Apple hardware · This month in the archive